

**Serial real-time clock with alarm
in ultra-small embedded crystal package**

Preliminary data

Features

- 32 KHz crystal embedded in ultra-small package with RTC
 - No external oscillator components required
- 350 nA timekeeping current at 3 V
- Timekeeping down to 1.0 V
- 1.3 V to 4.4 V I²C bus operating voltage
 - 4.4 V max V_{cc} suitable for lithium ion battery operation
- Low operating current of 35 µA (at 400 KHz)
- 32 KHz square wave on power-up to drive a microcontroller in low-power mode
 - Programmable from 1 Hz to 32 KHz
 - Can be disabled
- 400 kHz I²C serial interface
- Oscillator stop detection circuit monitors clock operation
- Accurate programmable watchdog
 - 62.5 ms to 31 min timeout
- Counters for tenths/hundredths of seconds, seconds, minutes, hours, day, date, month, year, and century
 - Software clock calibration to compensate deviation of crystal due to temperature
- Automatic leap year compensation
- -40 to +85 °C operation
- Ultra-small, 1.5 mm x 3.2 mm, lead-free 8-pin ceramic leadless chip carrier (LCC8, LC suffix)




Table 1. Device summary

Part number	Basic RTC	Alarms	OSC fail detect	Watchdog timer	Calibration	SQW output	/IRQ output
RV-4162-C2	3	3	3	3	3	3	3


1 Description

The RV-4162-C7 is a low power serial RTC with a built-in 32.768 kHz oscillator in an embedded crystal package. No external components are required for the oscillator. Eight registers (see [Table 3](#)) are used for the clock/calendar function and are configured in binary coded decimal (BCD) format. An additional 8 registers provide status, calibration, alarm and control of the peripheral functions including the programmable square wave output and watchdog functions. Addresses and data are transferred serially via a two line, bidirectional 400 kHz I²C interface. The built-in address register is incremented automatically after each WRITE or READ data byte.

Functions available to the user include a time-of-day clock/calendar, alarm interrupts, programmable square wave output, and watchdog. The eight clock address locations contain the century, year, month, date, day, hour, minute, second and tenths/hundredths of a second in 24-hour BCD format. Corrections for 28-, 29- (leap year), 30- and 31-day months are made automatically.


The RV-4162-C7 is supplied in a tiny 8-pin, 1.5 mm x 3.2 mm ceramic leadless chip carrier (LCC).

Figure 1. Logic diagram



1. Open drain


2. SQW output defaults to 32 KHz on power-up

Figure 2. M41T62X connections


1. Open drain
2. SQW output defaults to 32 KHz on power-up

Table 2. Signal names

SDA	Serial data input/output
SCL	Serial clock input
/ IRQ/OUT	Interrupt or OUT output (open drain)
SQW	Programmable square wave – defaults to 32 KHz on power-up
V _{CC}	Supply voltage
V _{SS}	Ground

Figure 3. Block diagram

1. Open drain
2. SQW defaults to 32 KHz on power-up
3. Embedded (internal) 32 KHz crystal

Figure 4. Hardware hookup for SuperCap™ backup operation

1. Open drain
2. SQW defaults to 32 KHz on power-up

2 Operation

The RV-4162-C7 clock operates as a slave device on the serial bus. Access is obtained by implementing a start condition followed by the correct slave address (D0h). The 16 bytes contained in the device can then be accessed sequentially in the following order:

- 1st byte: tenths/hundredths of a second register
- 2nd byte: seconds register
- 3rd byte: minutes register
- 4th byte: hours register
- 5th byte: square wave/day register
- 6th byte: date register
- 7th byte: century/month register
- 8th byte: year register
- 9th byte: calibration register
- 10th byte: watchdog register
- 11th - 15th bytes: alarm registers
- 16th byte: flags register

2.1 2-wire bus characteristics

The bus is intended for communication between different ICs. It consists of two lines: a bidirectional data signal (SDA) and a clock signal (SCL). Both the SDA and SCL lines must be connected to a positive supply voltage via a pull-up resistor.

The following protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is high.
- Changes in the data line, while the clock line is high, will be interpreted as control signals.

Accordingly, the following bus conditions have been defined:

2.1.1 Bus not busy

Both data and clock lines remain high.

2.1.2 Start data transfer

A change in the state of the data line, from high to low, while the clock is high, defines the START condition.

2.1.3 Stop data transfer

A change in the state of the data line, from low to high, while the clock is high, defines the STOP condition.

2.1.4 Data valid

The state of the data line represents valid data when after a start condition, the data line is stable for the duration of the high period of the clock signal. The data on the line may be changed during the low period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a start condition and terminated with a stop condition. The number of data bytes transferred between the start and stop conditions is not limited. The information is transmitted byte-wide and each receiver acknowledges with a ninth bit.

By definition a device that gives out a message is called “transmitter,” the receiving device that gets the message is called “receiver.” The device that controls the message is called “master.” The devices that are controlled by the master are called “slaves.”

2.1.5 Acknowledge

Each byte of eight bits is followed by one acknowledge bit. This acknowledge bit is a low level put on the bus by the receiver whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed is obliged to generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter.

The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is a stable low during the high period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master receiver must signal an end of data to the slave transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this case the transmitter must leave the data line high to enable the master to generate the STOP condition.

Figure 5. Serial bus data transfer sequence





Figure 6. Acknowledgement sequence

2.2 READ mode

In this mode the master reads the RV-4162-C7 slave after setting the slave address (see [Figure 8](#)). Following the WRITE mode control bit ($R/W = 0$) and the acknowledge bit, the word address 'An' is written to the on-chip address pointer. Next the START condition and slave address are repeated followed by the READ mode control bit ($R/W = 1$). At this point the master transmitter becomes the master receiver. The data byte which was addressed will be transmitted and the master receiver will send an acknowledge bit to the slave transmitter. The address pointer is only incremented on reception of an acknowledge clock. The M41T62X slave transmitter will now place the data byte at address $An+1$ on the bus, the master receiver reads and acknowledges the new byte and the address pointer is incremented to " $An+2$."

This cycle of reading consecutive addresses will continue until the master receiver sends a STOP condition to the slave transmitter.

The system-to-user transfer of clock data will be halted whenever the address being read is a clock address (00h to 07h). The RTC counters continue incrementing but the user registers are frozen to ensure the time being read (or written) is coherent; that the seconds, minutes, hours, and all the other clock values, are from the same instant in time. The updates will resume upon a stop condition or when the pointer increments to any non-clock address (08h-0Fh).

Note: This is true both in READ mode and WRITE mode.

An alternate READ mode may also be implemented whereby the master reads the RV-4162-C7 slave without first writing to the (volatile) address pointer. The first address that is read is the last one stored in the pointer (see [Figure 9](#)).

Figure 7. Slave address location




Figure 8. READ mode sequence






Figure 9. Alternative READ mode sequence



2.3 WRITE mode

In this mode the master transmitter transmits to the RV-4162-C7 slave receiver. Bus protocol is shown in [Figure 10](#). Following the START condition and slave address, a logic '0' (R/W = 0) is placed on the bus and indicates to the addressed device that word address “An” will follow and is to be written to the on-chip address pointer. The data word to be written to the memory is strobed in next and the internal address pointer is incremented to the next address location on the reception of an acknowledge clock. The RV-4162-C7 slave receiver will send an acknowledge clock to the master transmitter after it has received the slave address see [Figure 7](#) and again after it has received the word address and each data byte.

Figure 10. WRITE mode sequence



3 Clock operation

The RV-4162-C7 is driven by a quartz-controlled oscillator with a nominal frequency of 32.768 kHz. It is tested not to exceed ± 20 ppm (parts per million) oscillator frequency error at 25°C, which equates to about ± 51 seconds per month. With the calibration register properly set, the accuracy can be improved to better than ± 2 ppm at 25 °C.

The eight byte clock register (see [Table 3: Register map](#)) is used to both set the clock and to read the date and time from the clock, in a binary coded decimal format. Tenths/hundredths of seconds, seconds, minutes, and hours are contained within the first four registers.

A WRITE to any clock register will result in the tenths/hundredths of seconds being reset to “00,” and tenths/hundredths of seconds cannot be written to any value other than “00.”

Bits D0 through D2 of register 04h contain the day (day of week). Registers 05h, 06h, and 07h contain the date (day of month), month, and years. The ninth clock register is the calibration register (this is described in the clock calibration section). Bit D7 of register 01h contains the STOP bit (ST). Setting this bit to a '1' will cause the oscillator to stop. When reset to a '0' the oscillator restarts within one second (typical).

Upon initial power-up, the user should set the ST bit to a '1,' then immediately reset the ST bit to '0.' This provides an additional “kick-start” to the oscillator circuit.

Bit D7 of register 02h (minute register) contains the oscillator fail interrupt enable bit (OFIE). When the user sets this bit to '1,' any condition which sets the oscillator fail bit (OF) will also generate an interrupt output (see [Section 3.8: Oscillator stop detection](#)).

Bits D6 and D7 of clock register 06h (century/month register) contain the CENTURY bit 0 (CB0) and CENTURY bit 1 (CB1).

A WRITE to ANY location within the first eight bytes of the clock register (00h-07h), including the OFIE bit, RS0-RS3 bit, and CB0-CB1 bits will result in an update of the clock counters and a reset of the divider chain. This could result in an inadvertent change of the current time. These non-clock related bits should be written prior to setting the clock, and remain unchanged until such time as a new clock time is also written.

The eight clock registers may be read one byte at a time, or in a sequential block. Provision has been made to ensure that a clock update does not occur while any of the eight clock addresses are being read. If a clock address is being read, an update of the clock registers will be halted. This will prevent a transition of data during the READ.

3.1 TIMEKEEPER® registers

The RV-4162-C7 offers 16 internal registers which contain clock, calibration, alarm, watchdog, flags, and square wave. The device is comprised of two sets of these registers: external, user accessible registers and internal counters. The external registers are independent of the internal counters except that they are updated periodically by the simultaneous transfer of the incremented internal data. The oscillator divider (or clock) chain will be reset upon the completion of a WRITE to any clock address (00h to 07h).

The system-to-user transfer of clock data will be halted whenever the address being read is a clock address (00h to 07h). The update will resume either due to a stop condition or when the pointer increments to a non-clock address.

TIMEKEEPER and alarm registers store data in BCD format. Calibration, watchdog, and square wave bits are written in a binary format.

Table 3. Register map⁽¹⁾

Addr									Function/range BCD format	
	D7	D6	D5	D4	D3	D2	D1	D0		
00h	0.1 seconds				0.01 seconds				10ths/100ths of seconds	00-99
01h	ST	10 seconds			Seconds				Seconds	00-59
02h	OFIE	10 minutes			Minutes				Minutes	00-59
03h	0	0	10 hours		Hours (24-hour format)				Hours	00-23
04h	RS3	RS2	RS1	RS0	0	Day of week			Day	01-7
05h	0	0	10 date		Date: day of month				Date	01-31
06h	CB1	CB0	0	10M	Month				Century/month	0-3 / 01-12
07h	10 years				Year				Year	00-99
08h	OUT	0	S	Calibration					Calibration	
09h	RB2	BMB4	BMB3	BMB2	BMB1	BMB0	RB1	RB0	Watchdog	
0Ah	AFE	SQWE	0	AI 10M	Alarm month				AI month	01-12
0Bh	RPT4	RPT5	AI 10 date		Alarm date				AI date	01-31
0Ch	RPT3	0	AI 10 hour		Alarm hour				AI hour	00-23
0Dh	RPT2	Alarm 10 minutes			Alarm minutes				AI min	00-59
0Eh	RPT1	Alarm 10 seconds			Alarm seconds				AI sec	00-59
0Fh	WDF	AF	0	0	0	OF	0	0	Flags	

1. Keys:

- 0 = must be set to '0'
- AF = alarm flag (read only)
- AFE = alarm flag enable flag
- BMB0 - BMB4 = watchdog multiplier bits
- CB0 - CB1 = century bits
- OF = oscillator fail bit
- OFIE = oscillator fail interrupt enable bit
- OUT = output level
- RB0 - RB2 = watchdog resolution bits
- RPT1 - RPT5 = alarm repeat mode bits
- RS0 - RS3 = SQW frequency bits
- S = sign bit
- SQWE = square wave enable bit
- ST = stop bit
- WDF = watchdog flag bit (read only)

3.2 Calibrating the clock

The RV-4162-C7 is driven by a quartz controlled oscillator with a nominal frequency of 32,768 Hz. The accuracy of the real-time clock is dependent upon the accuracy of the crystal, and the match between the capacitive load of the oscillator circuit and the capacitive load for which the crystal was trimmed. The RV-4162-C7 is tested not to exceed ± 20 ppm (parts per million) oscillator frequency error at 25 °C, which equates to about ± 51 seconds per month. With the calibration register properly set, the accuracy can be improved to better than ± 2 ppm at 25 °C.

The oscillation rate of crystals changes with temperature (see [Figure 11](#)). Therefore, the RV-4162-C7 design employs periodic counter correction. The calibration circuit adds or subtracts counts from the oscillator divider circuit at the divide by 256 stage, as shown in [Figure 12](#). The number of times pulses which are blanked (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five calibration bits found in the calibration register. Adding counts speeds the clock up, subtracting counts slows the clock down.

The calibration bits occupy the five lower order bits (D4-D0) in the calibration register (08h). These bits can be set to represent any value between 0 and 31 in binary form. Bit D5 is a sign bit; '1' indicates positive calibration, '0' indicates negative calibration. Calibration occurs within a 64 minute cycle. The first 62 minutes in the cycle may, once per minute, have one second either shortened by 128 or lengthened by 256 oscillator cycles. If a binary '1' is loaded into the register, only the first 2 minutes in the 64 minute cycle will be modified; if a binary 6 is loaded, the first 12 will be affected, and so on.

Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125,829,120 actual oscillator cycles, that is +4.068 or -2.034 ppm of adjustment per calibration step in the calibration register.

Assuming that the oscillator is running at exactly 32,768 Hz, each of the 31 increments in the calibration byte would represent +10.7 or -5.35 seconds per day which corresponds to a total range of +5.5 or -2.75 minutes per month (see [Figure 12](#)).

Two methods are available for ascertaining how much calibration a given RV-4162-C7 may require:

- The first involves setting the clock, letting it run for a period of time and comparing it to a known accurate reference and recording deviation over that same time. Calibration values, including the number of seconds lost or gained in a given period, can be found in application note AN934, "TIMEKEEPER® calibration." This allows the designer to give the end user the ability to calibrate the clock as the environment requires, even if the final product is packaged in a non-user serviceable enclosure. The designer could provide a simple utility that accesses the calibration byte.
- The second approach is better suited to a manufacturing environment, and involves the use of the SQW pin. The SQW pin will toggle at 512 Hz when RS3 = '0,' RS2 = '1,' RS1 = '1,' RS0 = '0,' SQWE = '1,' and ST = '0.'

Any deviation from 512 Hz indicates the degree and direction of oscillator frequency shift at the test temperature. For example, a reading of 512.010124 Hz would indicate a +20 ppm oscillator frequency error, requiring a -10 (XX001010) to be loaded into the calibration byte for correction. Note that setting or changing the calibration byte does not affect the frequency test or square wave output frequency.

Figure 11. Crystal accuracy across temperature





Figure 12. Calibration waveform



3.3 Setting alarm clock registers

Address locations 0Ah-0Eh contain the alarm settings. The alarm can be configured to go off at a prescribed time on a specific month, date, hour, minute, or second, or repeat every year, month, day, hour, minute, or second. Bits RPT5–RPT1 put the alarm in the repeat mode of operation. [Table 4](#) shows the possible configurations. Codes not listed in the table default to the once per second mode to quickly alert the user of an incorrect alarm setting.

When the clock information matches the alarm clock settings based on the match criteria defined by RPT5–RPT1, the AF (alarm flag) is set. If AFE (alarm flag enable) is also set, the alarm condition activates the /IRQ/OUT. To disable the alarm, write '0' to the alarm date register and to RPT5–RPT1.

Note: If the address pointer is allowed to increment to the flag register address, an alarm condition will not cause the interrupt/flag to occur until the address pointer is moved to a different address. It should also be noted that if the last address written is the "Alarm Seconds," the address pointer will increment to the flag address, causing this situation to occur.

The /IRQ output is cleared by a READ of the flags register as shown in [Figure 13](#). A subsequent READ of the flags register is necessary to see that the value of the alarm flag has been reset to '0'.

Figure 13. Alarm interrupt reset waveform




Table 4. Alarm repeat modes

RPT5	RPT4	RPT3	RPT2	RPT1	Alarm setting
1	1	1	1	1	Once per second
1	1	1	1	0	Once per minute
1	1	1	0	0	Once per hour
1	1	0	0	0	Once per day
1	0	0	0	0	Once per month
0	0	0	0	0	Once per year

3.4 Watchdog timer

The watchdog timer can be used to detect an out-of-control microprocessor. The user programs the watchdog timer by setting the desired amount of time-out into the watchdog register, address 09h.

Bits BMB4-BMB0 store a binary multiplier and the three bits RB2-RB0 select the resolution where:

000 = 1/16 second (16 Hz);
001 = 1/4 second (4 Hz);
010 = 1 second (1Hz);
011 = 4 seconds (1/4 Hz); and
100 = 1 minute (1/60Hz).

Note: Invalid combinations (101, 110, and 111) will NOT enable a watchdog time-out. Setting the BMB4-BMB0 = 0 with any combination of RB2-RB0, other than 000, will result in an immediate watchdog time-out.

The amount of time-out is then determined to be the multiplication of the five-bit multiplier value with the resolution. (For example: writing 00001110 in the watchdog register = 3×1 or 3 seconds). If the processor does not reset the timer within the specified period, the M41T62X sets the WDF (watchdog flag) and generates an interrupt on the /IRQ pin. The watchdog timer can only be reset by having the microprocessor perform a WRITE of the watchdog register. The time-out period then starts over.

Should the watchdog timer time out, any value may be written to the watchdog register in order to clear the /IRQ pin. A value of 00h will disable the watchdog function until it is again programmed to a new value. A READ of the flags register will reset the watchdog flag (bit D7; register 0Fh). The watchdog function is automatically disabled upon power-up, and the watchdog register is cleared.

Note: A WRITE to any clock register will restart the watchdog timer.

3.5 Square wave output

The RV-4162-C7 offers the user a programmable square wave function which is output on the SQW pin. RS3-RS0 bits located in 04h establish the square wave output frequency. These frequencies are listed in [Table 5](#). Once the selection of the SQW frequency has been completed, the SQW pin can be turned on and off under software control with the square wave enable bit (SQWE) located in register 0Ah.

The SQW output is a full CMOS output driver for the RV-4162-C7. The initial power-up default for the SQW output is 32 KHz.

Table 5. Square wave output frequency

Square wave bits				Square wave	
RS3	RS2	RS1	RS0	Frequency	Units
0	0	0	0	None	-
0	0	0	1	32.768	kHz
0	0	1	0	8.192	kHz
0	0	1	1	4.096	kHz
0	1	0	0	2.048	kHz
0	1	0	1	1.024	kHz
0	1	1	0	512	Hz
0	1	1	1	256	Hz
1	0	0	0	128	Hz
1	0	0	1	64	Hz
1	0	1	0	32	Hz
1	0	1	1	16	Hz
1	1	0	0	8	Hz
1	1	0	1	4	Hz
1	1	1	0	2	Hz
1	1	1	1	1	Hz

3.6 Century bits

These two bits will increment in a binary fashion at the turn of the century, and handle all leap years correctly. See [Table 7](#) for additional explanation.

3.7 Output driver pin

When the OFIE bit, AFE bit, and watchdog register are not set to generate an interrupt, the / IRQ/OUT pin becomes a logic output that reflects the contents of D7 of the calibration register. In other words, when D7 (OUT bit) is a '0,' then the / IRQ/OUT pin will be driven low.

Note: The / IRQ/OUT pin is an open drain which requires an external pull-up resistor.

3.8 Oscillator stop detection

If the oscillator fail (OF) bit is internally set to a '1,' this indicates that the oscillator has either stopped, or was stopped for some period of time and can be used to judge the validity of the clock and date data. This bit will be set to '1' any time the oscillator stops.

In the event the OF bit is found to be set to '1' at any time other than the initial power-up, the STOP bit (ST) should be written to a '1,' then immediately reset to '0.' This will restart the oscillator.

The following conditions can cause the OF bit to be set:

- The first time power is applied (defaults to a '1' on power-up).
Note: If the OF bit cannot be written to '1' four (4) seconds after the initial power-up, the STOP bit (ST) should be written to a '1,' then immediately reset to '0.'
- The voltage present on V_{cc} or battery is insufficient to support oscillation.
- The ST bit is set to '1.'

If the oscillator fail interrupt enable bit (OFIE) is set to a '1,' the /IRQ pin will also be asserted. The /IRQ output is cleared by resetting the OFIE or OF bit to '0' (NOT by reading the flag register).

The OF bit will remain set to '1' until written to logic '0.' The oscillator must start and have run for at least 4 seconds before attempting to reset the OF bit to '0.' If the trigger event occurs during a power-down condition, this bit will be set correctly.

3.9 Initial power-on defaults

Upon application of power to the device, the register bits will initially power-on in the state indicated in [Table 6](#).

Table 6. Initial power-on default values

Condition	Device	ST	OF	OFIE	OUT	AFE	SQWE	RS3-1	RS0	Watchdog
Initial power-up ⁽¹⁾	RV-4162-C7	0	1	0	1	0	1	0	1	0

1. All other control bits power up in an undetermined state.

Table 7. Century bits examples

CB0	CB1	Leap year?	Example(1)
0	0	Yes	2000
0	1	No	2100
1	0	No	2200
1	1	No	2300

1. Leap year occurs every four years (for years evenly divisible by four), except for years evenly divisible by 100. The only exceptions are those years evenly divisible by 400 (the year 2000 was a leap year, year 2100 is not).

Maximum ratings

Stressing the device above the rating listed in the absolute maximum ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 8. Absolute maximum ratings

Sym	Parameter	Conditions ⁽¹⁾	Value ⁽²⁾	Unit
T _{STG}	Storage temperature (V _{CC} off, oscillator off)		-55 to 125	°C
V _{CC}	Supply voltage		-0.3 to 5.0	V
T _{SLD} ⁽³⁾	Lead solder temperature for 10 seconds		260	°C
V _{IO}	Input or output voltages		-0.2 to V _{CC} +0.3	V
I _O	Output current		20	mA
P _D	Power dissipation		1	W
V _{ESD(HBM)}	Electro-static discharge voltage (human body model)	T _A = 25 °C	>1500	V
V _{ESD(RCDM)}	Electro-static discharge voltage (robotic charged device model)	T _A = 25 °C	>1000	V

1. Test conforms to JEDEC standard.
2. Data based on characterization results, not tested in production.
3. Reflow at peak temperature of 260 °C. The time above 255 °C must not exceed 30 seconds.

4 DC and AC parameters

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC characteristic tables are derived from tests performed under the measurement conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

Table 9. Operating and AC measurement conditions ⁽¹⁾

Parameter	M41T62X
Supply voltage (V_{CC})	1.3 V to 4.4 V
Ambient operating temperature (T_A)	-40 to 85 °C
Load capacitance (C_L)	50 pF
Input rise and fall times	≤ 5 ns
Input pulse voltages	0.2 V_{CC} to 0.8 V_{CC}
Input and output timing ref. voltages	0.3 V_{CC} to 0.7 V_{CC}

1. Output Hi-Z is defined as the point where data is no longer driven.

Figure 14. AC measurement I/O waveform




Table 10. Capacitance

Symbol	Parameter ⁽¹⁾⁽²⁾	Min	Max	Unit
C_{IN}	Input capacitance		7	pF
$C_{OUT}^{(3)}$	Output capacitance		10	pF
t_{LP}	Low-pass filter input time constant (SDA and SCL)		50	ns

1. Effective capacitance measured with power supply at 3.6 V; sampled only, not 100% tested.
2. At 25 °C, $f = 1$ MHz.
3. Outputs deselected.

Table 11. DC characteristics

Sym	Parameter	Test condition		Min	Typ	Max	Unit	
$V_{CC}^{(2)}$	Operating voltage	Clock		1.0		4.4	V	
		I^2C bus (400 kHz)		1.3		4.4	V	
I_{CC1}	Supply current	SCL = 400 kHz (no load)		4.4 V		100	μA	
				3.6 V		50	70	μA
				3.0 V		35		μA
				2.5 V		30		μA
				2.0 V		20		μA
I_{CC2}	Supply current (standby)	SCL = 0 Hz all inputs $\geq V_{CC} - 0.2 V$ $\leq V_{SS} + 0.2 V$	SQW off	4.4 V		950	nA	
				3.6 V		375	700	nA
				3.0 V at 25 °C		350		nA
				2.0 V at 25 °C		310		nA
V_{IL}	Input low voltage			-0.2		$0.3V_{CC}$	V	
V_{IH}	Input high voltage			$0.7V_{CC}$		$V_{CC} + 0.3$	V	
V_{OL}	Output low voltage	$V_{CC} = 3.6 V, I_{OL} = 3.0 mA$ (CMOS or open drain)				0.4	V	
		$V_{CC} = 3.6 V, I_{OL} = 1.0 mA$ (SQW, /IRQ)				0.4	V	
V_{OH}	Output high voltage	$V_{CC} = 3.6 V, I_{OH} = -1.0 mA$ (push-pull)		2.4			V	
	Pull-up supply voltage (open drain)	/ IRQ/OUT				4.4	V	
I_{LI}	Input leakage current	$0 V \leq V_{IN} \leq V_{CC}$				± 1	μA	
I_{LO}	Output leakage current	$0 V \leq V_{OUT} \leq V_{CC}$				± 1	μA	


1. Valid for ambient operating temperature: $T_A = -40$ to 85 °C; $V_{CC} = 1.3 V$ to $4.4 V$ (except where noted).

2. Oscillator startup guaranteed down to $1.5 V$ only.

Table 12. Oscillator characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{STA}	Oscillator start voltage	≤ 10 seconds	1.5			V
t_{STA}	Oscillator start time	$V_{CC} = 3.0$ V			1	s
	IC-to-IC frequency variation ⁽¹⁾		-10		+10	ppm

1. Reference value. $T_A = 25$ °C, $V_{CC} = 3.0$ V.

Figure 15. Bus timing requirements sequence**Table 13. AC characteristics**


Sym	Parameter(1)	Min	Typ	Max	Units
f_{SCL}	SCL clock frequency	0		400	kHz
t_{LOW}	Clock low period	1.3			μ s
t_{HIGH}	Clock high period	600			ns
t_R	SDA and SCL rise time			300	ns
t_F	SDA and SCL fall time			300	ns
$t_{HD:STA}$	START condition hold time (after this period the first clock pulse is generated)	600			ns
$t_{SU:STA}$	START condition setup time (only relevant for a repeated start condition)	600			ns
$t_{SU:DAT}^{(2)}$	Data setup time	100			ns
$t_{HD:DAT}$	Data hold time	0			μ s
$t_{SU:STO}$	STOP condition setup time	600			ns
t_{BUF}	Time the bus must be free before a new transmission can start	1.3			μ s

1. Valid for ambient operating temperature: $T_A = -40$ to 85 °C; $V_{CC} = 1.3$ to 4.4 V (except where noted).

2. Transmitter must internally provide a hold time to bridge the undefined region (300 ns max) of the falling edge of SCL.

5 Package mechanical data

Figure 16. LCC – 8-pin 1.5 mm x 3.2 mm leadless chip carrier



Preliminary